A FIRST ORDER ALL PASS FILTER AND ITS APPLICATION IN A QUADRATURE OSCILLATOR

Neeta Pandey¹, Rajeshwari Pandey², Sajal K, Paul³
¹² Dept. of Electronics and Communications, Delhi Technological University, Delhi, India
³ Dept. of Electronics Engineering, Indian School of Mines, Jharkhand, India
n66pandey@rediffmail.com, rajeshwaripandey@gmail.com, sajalkpaul@rediffmail.com

Received 3-12-2011, online 20-01-2012

ABSTRACT

This paper presents an all pass voltage mode filter based on recently proposed active building block namely differential voltage current conveyor transconductance amplifier (DVCCTA). The proposed configuration uses single active and two grounded passive components which makes it suitable for IC implementation. Its input impedance is high and output impedance is low, hence suitable for cascading. The practical design problems due to non-idealities of DVCCTA have also been addressed. Moreover, as an application, a quadrature oscillator is designed using the proposed all pass circuit which provides both voltage and current outputs. SPICE simulation using 0.25 μm TSMC CMOS technology parameters are included to show the workability.

Keywords: All pass filter, Differential voltage current conveyor transconductance amplifier, Quadrature oscillator.

I. INTRODUCTION

In the field of electrical engineering, an analog filter is an important building block widely used for continuous-time signal processing. The magnitude characteristics play an important role in filter applications pertaining to voice or audio frequency range due to insensitivity of ear to change in phase. However, in video signal transmission, phase characteristics dominate. All pass filters are widely used for shifting the phase of the input signal while keeping the amplitude constant over the desired range of frequency. All-pass filters have been used in the realization of dual element frequency controlled oscillator with certain benefits in harmonic rejection and quadrature property [1], multiphase oscillators [2] and high quality frequency selective filters [3].

This paper presents a voltage mode first order all pass filter and its application as quadrature oscillator based on recently proposed active building block namely differential voltage current conveyor transconductance amplifier (DVCCTA) [4]. DVCCTA has differential voltage current conveyor (DVCC) [5] as input block and is followed by transconductance amplifier (TA). The DVCCTA has all the good properties of current conveyor transconductance amplifier (CCTA) [6, 7], current controlled current conveyor transconductance amplifier (CCCCTA) [8], and also all the versatile and special properties of DVCC such as easy implementation of differential and floating input circuits [5, 9, 10, 11]. The proposed circuits have been implemented using 0.25 μm TSMC CMOS technology and are validated through SPICE simulations for their functionality.

II. CIRCUIT DESCRIPTION

The circuit symbol of DVCCTA is shown in Fig. 1. The port relationships of the DVCCTA as shown in Fig. 1 can be characterized by the following matrix:

\[
\begin{bmatrix}
I_{r1} & 0 & 0 & 0 & 0 & 0 \\
I_{r2} & 0 & 0 & 0 & 0 & 0 \\
V_X & 1 & -1 & 0 & 0 & 0 \\
I_{z+} & 0 & 0 & 1 & 0 & 0 \\
I_{z-} & 0 & 0 & -1 & 0 & 0 \\
I_{o-} & 0 & 0 & 0 & -g_m & 0 & 0 \\
V_{r1} & & & & & \\
V_{r2} & & & & & \\
I_X & & & & & \\
V_{z+} & & & & & \\
V_{z-} & & & & & \\
V_{o-} & & & & & \\
\end{bmatrix}
\]  

(1)

where \(g_m\) is transconductance of the DVCCTA. The CMOS based internal structure of DVCCTA is depicted in Fig. 2. It consists of a differential amplifier as input, a number of current mirrors [4], followed at the output by a transconductance amplifier. The value of \(g_m\) is given as \(\sqrt{2} \mu C_{ox} (W/L) I_0\), which can be adjusted by bias current \(I_0\).
The proposed first order all pass filter (APF) based on DVCCTA is shown in Fig. 3. It uses a single DVCCTA, and one grounded resistance and capacitance each.

The transfer function of the proposed circuit is expressed as

\[ \frac{V_{out}}{V_{in}} = \frac{sC - g_m}{sC - g_m + 1/R} \]  

(2)

With \( g_m = 1/2R \), it reduces to the form of all pass filter as

\[ \frac{V_{out}}{V_{in}} = \frac{sC - 1/2R}{sC + 1/2R} \]  

(3)

and its phase is expressed as

\[ \phi(\omega) = 180^\circ - 2 \operatorname{arctan}(2\omega CR) \]  

(4)

The resistance being a grounded one may easily be implemented as a variable active resistance using only two MOS [10]. Hence, the phase of the proposed filter can be tuned electronically by simultaneous adjustment of \( g_m \) by bias current (I\(_b\)) and R such that the product \( g_m R \) remains constant. Already a number of attractive all pass filters based on DVCC are available in the literature [12 – 17]. Although, the proposed configuration based on DVCCTA needs matching constraint in contrast to [12,14,17] and difficult tunable property compared to [12], it has the following favorable features: i) uses single active block in contrast to multiple active blocks in [12–17], (ii) uses less number of passive elements than [13, 15, 16], (iii) uses all grounded passive elements as opposed to [14,16], and (iv) its input impedance is high and output impedance is low, hence suitable for cascading in contrast to [12 – 16].

The all pass filter of Fig. 3 may be used as quadrature oscillator when connected with an integrator in a closed loop. Fig. 4 shows the desired connections. The analysis of the circuit of Fig. 4 gives the following characteristic equation (with \( g_{m1} = 1/2R_1 \))

\[ s^2C^2R_x + sC(R_x g_{m1} - 1) + g_{m1} = 0 \]  

(5)

The condition and frequency of oscillation are expressed as

CO: \( R_x g_{m1} = 1 \)  

(6)

FO: \( \omega_0 = \frac{1}{C} \sqrt{\frac{g_{m1}}{R_2}} \)  

(7)

The relationship between two output voltages \( V_{out1} \) and \( V_{out2} \) is obtained as

\[ V_{out1} = sCR_2 V_{out2} \]  

(8)

and that between \( I_{out1} \) and \( I_{out2} \) as
\[ I_{\text{out}2} = \frac{g_{m2}}{sC} I_{\text{out}1} \quad (9) \]

Thus both the voltage and current outputs give quadrature relationship. It may also be noted in (9) that the amplitude of \( I_{\text{out}2} \) may be modulated by changing the value of \( g_{m2} \) via the bias current \( I_{\text{bias}} \) of 2nd DVCCTA

### IV. INFLUENCE OF NON-IDEALITIES

The frequency performance of the filter circuit may deviate from the ideal one due to non-idealities of DVCCTAs. The non-idealities effects may be categorized in two groups. The first comes from frequency dependence of internal current and voltage transfers of DVCCTA. The modified port relationships may be written in matrix form as

\[
\begin{bmatrix}
  I_{Y1} \\
  I_{Y2} \\
  V_X \\
  I_{Z+} \\
  I_{Z-} \\
  I_{O-}
\end{bmatrix} =
\begin{bmatrix}
  0 & 0 & 0 & 0 & 0 & 0 \\
  0 & 0 & 0 & 0 & 0 & 0 \\
  \beta_1 - \beta_2 & R_X & 0 & 0 & 0 & 0 \\
  0 & 0 & \alpha_+ & 0 & 0 & 0 \\
  0 & 0 & -\alpha_- & 0 & 0 & 0 \\
  0 & 0 & 0 & 0 & -\gamma g_m & 0
\end{bmatrix}
\begin{bmatrix}
  V_{Y1} \\
  V_{Y2} \\
  I_X \\
  V_{Z+} \\
  V_{Z-} \\
  V_{O-}
\end{bmatrix}
\quad (10)
\]

Where the coefficients \( \beta_1 = 1 - \varepsilon_{r1} \) and \( \beta_2 = 1 - \varepsilon_{r2} \). The \( \varepsilon_{r1} \) and \( \varepsilon_{r2} \) denote voltage tracking errors from Y1 and Y2 terminals to X terminal respectively. The coefficients \( \alpha_+ = 1 - \varepsilon_{i1} \) and \( \alpha_- = 1 - \varepsilon_{i2} \). The \( \varepsilon_{i1} \) and \( \varepsilon_{i2} \) denote current tracking errors from X to Z+ and Z- terminals respectively. The coefficient \( \gamma \) denotes current gain from Z+ terminal to O- terminal. The transfer functions represented in (2) is modifies as

\[
\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{sC - \alpha \gamma g_m}{sC + (\alpha \beta_2 / R) - \alpha \gamma g_m} \quad (11)
\]

where NI stands for non-ideal. With \( \gamma g_m = \beta_2 / 2R \), it reduces to the form of all pass filter as

\[
\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{sC - \beta_2 / 2R}{sC + \beta_2 / 2R} \quad (12)
\]

and its phase is expressed as

\[
\phi(\omega) = 180^\circ - 2 \arctan(2 \alpha CR / \beta_2) \quad (13)
\]

The analysis of quadrature oscillator, including non-idealities, results in the characteristic equation as

\[
s^2 C^2 R^2 + sC(\alpha \beta_2 R g - \alpha_1 \gamma R g m - \alpha_2 \beta_1) + \alpha_1 \alpha_2 \beta_1 \gamma m = 0 \quad (14)
\]

where \( \alpha_1 \), \( \beta_1 \), \( \beta_2 \), \( \gamma \) \((i = 1, 2)\) are transfer coefficients for \( i^{th} \) DVCCTA. The condition and frequency of oscillation may be computed as

\[
\text{CO: } \alpha_1 \gamma_{11} R_{2g} - \alpha_2 \beta_{12} m \quad (15)
\]

\[
\text{FO: } \omega_o = \frac{\sqrt{\alpha_1 \alpha_2 \beta_{12} \gamma_{12} m}}{R_2} \quad (16)
\]

Equations (12), (13), (15) and (16) clearly indicate that the non-unity voltage and current transfer functions of DVCCTA affect the overall filter response, condition and frequency of oscillation for quadrature oscillator. The current and voltage transfer functions apart from having non-unity values, also have poles at high frequencies. However, the maximum frequency of operation will be limited by poles of voltage \((f_o)\) and current \((f_s)\) transfers which are simulated to be 244 MHz, 885MHz and 606MHz respectively for the DVCCTA of Fig. 2. The effect can however be ignored if the operating frequencies are chosen sufficiently smaller than voltage and current transfer pole frequencies of the DVCCTA.

The second group of non-idealities comes from parasites of DVCCTA comprising of resistances and capacitances connected in parallel at terminals Y1, Y2, Z and O- (i.e. \( R_{11}, C_{Y1}, R_{12}, C_{Y2}, R_{Z}, C_{Z}, R_{O-}, C_{O-} \)) and an intrinsic resistance \( R_X \) at terminal X. The effects of these parasites on filter response depend strongly on circuit topology. The APF topology of Fig. 3, in the presence of these parasites, modifies to Fig. 5 where \( C_{eq} = C / C_{Y1} = C_{Z}, C_{ip} = C_{O-}, G_{eq} = 1/(R_{O-} / R) \) and \( G_{ip} = 1/(R_{Y2} / R) \).

Considering the parasites outlined above, (2) modifies to

\[
\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{sC_{eq} - g_m - G_{ip}}{\Delta} \quad (17)
\]

where

\[
\Delta = sC_{eq} - g_m - G_{ip} \approx sC_{eq} + G_{eq} - g_m - G_{ip} \quad (18)
\]

\[
\text{for } R_X << R_{Y2} / R_Z \text{ and } \omega \ll \min(1/(R_{Y2} C_{eq}), (G_{eq} / C_{O-})) \]

The condition for APF and phase response modify to

\[
g_m = (G_{eq} / 2) - G_{ip} \quad (19)
\]

774
and

\[ \varphi(\omega) = 180^\circ - 2\arctan(2\omega C_0 G_{eq}) \]  

(20)

\[ s^2 C_{eq1} C_{eq2} + s C_{eq1} (G_{2,p} - G_{eq2}) + s C_{eq2} (G_{eq1} / 2) + (G_{eq1} / 2) (G_{eq2} + G_{2,p}) = 0 \]  

(21)

where \( C_{eq1} = C / C_{Y11} / C_{Z1} \), \( C_{eq2} = C / C_{Y12} / C_{Z2} \),

\[ C_{1,p} = C_{O-1} / C_{Y12}, \ G_{eq1} = 1/(R_{O-1} / R_1 / R_{Y12}), \]

\[ G_{eq2} = 1/(R_{Y21} + R_2), \ \ G_{1,p} = 1/(R_{Y21} / R_{Z1}) \]  

and

\[ G_{2,p} = 1/(R_{Y11} / R_{Z2}). \]

The condition and frequency of oscillation in presence of parasites may be computed as

CO: \( G_{eq2} - G_{2,p} = G_{eq1} / 2, \ C_{eq1} = C_{eq2} \)  

(22)

FO: \[ \omega_0 = \sqrt{\frac{G_{eq1} (G_{eq2} + G_{2,p})}{2 C_{eq1} C_{eq2}}} \]  

(23)

It may be noted that the values of \( C_{eq1} \) and \( C_{eq2} \) are equal. The value of resistor \( R_2 \) may be pre-adjusted to accommodate parasitic \( R_{X2} \). The parasitic resistors may be ignored if the values of resistors \( R_1 \) and \( R_2 \) are selected much higher than the \( R_{X1} \) and \( R_{X2} \).

**V. SIMULATION RESULTS**

To validate the theoretical analysis, the circuit of Fig. 3 is designed for a phase shift of 90° at \( f_0 = 1.59 \text{ MHz} \). The model parameters of TSMC 0.25µm CMOS process and supply voltages of \( V_{DD} = -V_{SS} = 1.25 \text{ V} \) and \( V_{BB} = -0.8 \text{ V} \) are used. The aspect ratio of various transistors as specified in Table 1 are taken from [17] for the DVCC part of DVCCTA circuit. The design current \( I_0 \) of 100 µA and dimensions of \( M_{41} \) and \( M_{42} \) are selected so as to provide \( g_m \) value of 0.001mho. The designed values of \( C \) and \( R \) are respectively 100 pF and 0.5kΩ. The simulation and theoretical results for magnitude and phase responses of all pass filter are shown in Fig. 7, which show close agreement with each other. The transient response of the proposed all pass filter, as shown in Fig. 8, for a 1.59 MHz sinusoidal signal clearly depicts a phase difference of 90° between input and output. The relation between input and output magnitudes is shown in Fig. 9.

<table>
<thead>
<tr>
<th>Table 1: Aspect ratio of various transistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>M7,M8</td>
</tr>
<tr>
<td>M9,M11,M13,M15,M16</td>
</tr>
<tr>
<td>M10,M12,M14,M17,M18</td>
</tr>
<tr>
<td>M19,M20,M23 – M26</td>
</tr>
<tr>
<td>M21, M22</td>
</tr>
</tbody>
</table>

**Figure 7** Magnitude and phase response of the proposed voltage mode all pass filter
The proposed all pass filter circuit is also tested against temperature variations through simulations. The results are depicted in Fig 10. The performance analysis of the response shows that the variation in gain at 100 Hz is significant (1.07 at 27˚C and 0.688 at 125˚C) whereas almost negligible deviation in the pole frequency is observed in the phase response.

**CONCLUSION**

A new VM first order all pass filter configuration has been presented in this paper that uses a single DVCCTA, one grounded capacitor and one grounded resistance. The topology is suitable for cascading as it possesses high input and low output impedances. As an application of the proposed filter, a quadrature oscillator is constructed which can provide simultaneously both voltage mode and current mode outputs from the same topology. The proposed circuits have been implemented using 0.25 μm TSMC CMOS technology and are validated through SPICE simulations for their functionality.
References


777